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Abstract—Generally, power electronic converters are designed
to obtain the highest efficiency at rated power while they
are most often operated under partial loading conditions. For
dual active bridge (DAB) converters, the zero-voltage-switching
(ZVS) conditions can be impaired under light load situations.
While load depending ZVS operation has been introduced by
prior-art approaches, the nonlinear characteristic of the output
capacitance in a power device is often not considered and its
effect on operating boundaries of ZVS is neglected. In this letter,
based on practical switching transients, an improved method of
calculating the ZVS range is introduced. By taking into account
the non-linearity of output capacitance, the method is developed
from a detailed analysis of real switching transients. A 2.5 kW
prototype is built, and a comprehensive comparison with prior-
art approaches is conducted to validate the accuracy of the
proposed method.
I. INTRODUCTION
One advantage of the DAB converter [1] is the inherent
capability of naturally achieving ZVS for all switches without
any auxiliary circuits, and this advantage has facilitated a
wide application of DAB converters, such as in distributed
power systems [2], energy storage systems [3] and electric
vehicles [4]. However, due to the lower leakage inductance
current in light-load conditions, the charge stored in the
transistor output capacitor may not be totally released during
the dead time, and this might result in ZVS failure owing
to high voltage across the transistor at the turn-on instant.
This failure would further increase the switching losses, impair
the electromagnetic compatibility (EMC) performance [5] and
even damage the power devices [6].
There are two commonly used methods to identify the limi-
tations on the control variables for achieving ZVS, i.e. current-
based method [7], [8] and energy-based method [9]. Therein,
the current-based method is developed from the body diode
conduction when the power device is switched on and thus
ZVS conditions can be attained by controlling a positive or
negative leakage inductance current at the switching instants.
However, the positive/negative current direction is the result
of the ZVS achievement, which is not sufficient to guarantee
a soft switching. In respect to the energy-based method, the
ZVS is achieved under the condition that the energy stored
in the output capacitance Coss is totally released before the
transistor is switched on. This method is better by requiring a
minimum leakage inductance current at the switching instants.
However, the non-linearity of the parasitic output capacitance
is usually not taken into account, in spite of the fact that the
output capacitance of a power device varies a lot during the
turn-on/turn-off procedure. Besides, the calculation procedure
is complex regarding the square mathematical operation of
the stored energy(e.g. 1/2Li2). Moreover, due to that more
converter components are involved in the calculation, a high
modeling accuracy of the involved components (e.g. the trans-
former) is required for an accurate ZVS range calculation and
this accurate modeling would further increase the complexity.
Consequently, owing to the missing consideration of the non-
linearity and the complex calculation procedure, the obtained
ZVS range using the method would contain some critical
operating points that could lead to ZVS failure.
A charge-based ZVS calculation method is proposed in [10],
where the nonlinear change of output capacitance is involved.
This method can achieve a more accurate ZVS operating
range, and thus this letter also calculates the ZVS range based
on the charge balance. But compared to the method in [10],
the main difference and improvements of the proposed method
in this letter are listed in the following.
Firstly, the calculation of the available charges in [10] is not
appropriate. In [10], the integration of the bridge current starts
from the zero-crossing time instants to the switching moment,
and the results are compared with the required discharge of
the output capacitance. However, the time range between the
two zero-crossing instants [10] might not be the discharging
time interval of the output capacitance. In practical switching
transients (cf. Section II), the actual integration limits should
start from the instant when the drain-source voltage begin to
reduce, and end at the instant when the drain-source voltage
becomes zero. The whole discharging interval is within this
starting point and ending point, during which the discharge of
the output capacitance synchronizes with the charge movement
in the bridge current. Hence, this discharging interval is the
proper integration interval for calculating the conveyed charges
by the bridge current. Actually, this discharging interval is
equal to the dead time, and it is not involved in the charge
calculation in [10]. More details can be found in Section IV.
Secondly, the half dc-bus voltage change consideration in
[10] is not appropriate because the drain-source voltage of a
power device will switch between zero and the whole dc-bus
voltage during transients. The turn-on of one power device
corresponds to the turn-off of the other one at the same time.
Therefore, the charge and discharge of the power devices in
the same bridge leg are analyzed together (Section III) in this
paper.
In this letter, a nonlinear Coss profile based ZVS range cal-
culation method is presented according to practical switching
transients in a DAB converter. Notably, this method can be
applied to the full load range, but due to that the DAB is
easier to lose ZVS in light load, this letter will focus on
light-load operation. The measured switching transients are
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Fig. 1. Circuit topology of a DAB converter with full-bridges FB1 and FB2.
Fig. 2. Operation of the DAB converter (a) Typical operation mode charac-
terized by αp, αs and ϕ. (b) General MOSFET model and resultant circuit
state of the full-bridge FB1 during the turn-on of Q4.
Fig. 3. A detailed description of the three control variables αp, αs and ϕ in
practical control.
firstly shown in Section II. Then ZVS analysis concerning
the nonlinear change of the output capacitance is conducted
in Section III. Next, a comparative analysis with other ZVS
calculation methods is presented and verified by experimental
results in Section IV, including a comparison with the charge-
based method proposed in [10]. At the end, the conclusions
are summarized.
II. PRACTICAL SWITCHING TRANSIENTS
A DAB converter topology is shown in Fig. 1. It mainly
consists of two full-bridges (i.e. FB1 and FB2) generating
a two-level or three-level ac voltage (i.e. vp and vs) across
the transformer-inductor combination. A generalized light-
load modulation method [11] is applied and relevant working
waveforms are as shown in Fig. 2(a). Therein, three control
variables are used to regulate the converter, i.e. duty cycles
(αp, αs) of vp, vs and the phase shift angle (ϕ) between the
TABLE I
SYSTEM PARAMETERS OF A DAB PROTOTYPE
Parameter Variable Value
Input DC voltage V1 200 V
Output DC voltage V2 35 V
Turns ratio of the transformer n : 1 3.5 : 1
Switching frequency fsw 60 kHz
Leakage inductance L 45 µH
Fig. 4. Measured transient drain-source voltages and gate-source voltages of
Q4 at turning on. Control parameters: αp = 60◦, αs = 110◦, and ϕ =
3◦, 4◦, 5◦...10◦ in the 8 cases, respectively.
fundamental components of these two voltages. It is common
that a dead time Tdead is inserted between the two power
devices in the same leg (e.g. Q2 and Q4) to avoid short circuit.
As a result, this might cause ϕ to drift in practical control,
and hence the dead time effect on the control variables should
be considered and properly compensated [12], [13]. In this
paper, by using the dead time compensation methods in [12],
the practical control variables are depicted in details as shown
in Fig. 3.
As highlighted in Fig. 2(a), the power device Q4 is turned
on at t = t3, and meanwhile, Q2 is turned off and Q1 is kept
on. Consequently, the transient turning on procedure of Q4
can be described by the FB1 transition circuit in Fig. 2(b). In
a MOSFET device, parasitic capacitances are coupled among
the drain, source and gate terminals, denoted by CGD, CGS
and CDS in Fig. 2(b). On this basis, a nonlinear characteristic
defined by Coss = CGD + CDS is often used to analyze the
dynamic switching procedure (cf. Section III).
Using V1 = 200 V from a dc power source, the measured
transient drain-source voltages and gate-source voltages of Q4
and leakage inductance currents are shown in Fig. 4. The
key experimental parameters of the DAB setup are listed in
Table I. In Fig. 4, there are 8 groups of VDS,Q4 and VGS,Q4
corresponding to the phase shift ϕ varying from 3◦ to 10◦. The
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used power device Q4 is Infineon IPW65R080CFD, and the
threshold voltage VGS(th) = 4 V can be read from the datasheet
or manually measured. During the interval t ∈ [0.2 µs, 0.6 µs],
VDS,Q4 decreases from V1 to 0 due to the discharge of out-
put capacitance Coss,Q4. In the meantime, VGS,Q4 gradually
increases and when it reaches VGS(th), the transistor is turned
on. Hence, if the drain-source voltage has been reduced to zero
or near-zero at this instant, ZVS can be achieved. Otherwise,
it transfers to hard switching if VDS,Q4 is still relatively high,
and VGS,Q4 starts to oscillate. In conclusion, in order to realize
zero voltage switching of Q4, the output capacitance Coss,Q4
should be sufficiently discharged.
III. IMPLEMENTATION OF NONLINEAR COSS-VDS PROFILE
IN ZVS ANALYSIS
As concluded from the practical switching transients in the
last section, the charges stored in the output capacitance should
be fully released before turning on in order to achieve ZVS.
Hence, in order to obtain an accurate ZVS range, firstly the
stored charges should be properly calculated with varying VDS
and non-linear Coss. Regarding this, the Coss trajectory hardly
varies with the temperature for Si super-junction [14], wide
bandgap SiC [15] and GaN [16] devices, and thus the non-
linear Coss−VDS profile can be adopted to calculate the stored
charges.
As shown in Fig. 2(b), the transient voltages VDS,Q2 and
VDS,Q4 can be described by
Coss,Q2
dVDS,Q2
dt
= −iD,Q2
Coss,Q4
dVDS,Q4
dt
= iD,Q4
(1)
where iD,Q2 and iD,Q4 are the drain currents of Q2 and Q4,
respectively. Combining (1) with the following relationship{
iD,Q4 + iD,Q2 = ip
VDS,Q4 + VDS,Q2 = V1
(2)
leads to
ip =
[
Coss,Q2 + Coss,Q4
]dVDS,Q4
dt
(3)
For simplification, an equivalent capacitance Ceq defined as
Ceq = Coss(V1 − VDS,Q4) + Coss(VDS,Q4) (4)
is introduced to replace the term Coss,Q2+Coss,Q4 in (3). The
values of Coss(V1−VDS,Q4) and Coss(VDS,Q4) in (4) can be
extracted from the nonlinear Coss−VDS profile shown in Fig.
5(a), which is usually given in the datasheet. Therefore, the
Ceq trajectory can be obtained as shown in Fig. 5(b).
The equivalent charge Qeq stored in Ceq with an off-state
drain-source voltage V1 can be calculated by
Qeq =
∫ V1
0
CeqdVDS (5)
The patched area in Fig. 5(b) denotes the charge quantity with
V1 = 200 V.
On the other hand, another condition for ZVS is that the
stored charges Qeq can be fully released into the leakage
inductance current ip, which means the conveyed charges in
(a) (b)
Fig. 5. Nonlinear profiles of (a) Coss, (b) Ceq along with VDS for Infineon
IPW65R080CFD.
Fig. 6. Measured leakage inductance currents ip with ϕ = 3◦ ∼ 10◦ and
source-drain voltages VDS,Q4 with ϕ = 6◦, 10◦ at the turn-on of Q4. The
lighter and darker patched areas are the conveyed charges Qip by ip in the
cases of ϕ = 6◦ and ϕ = 10◦, respectively.
Fig. 7. Numerical integration (i.e. marked lines) of the measured currents ip
and the transient charge of Ceq (i.e. solid line) as the drain-source voltage of
Q4 reversely changes from 0 V to 200 V.
ip should be larger than Qeq . The total charges Qip in ip
at the turning on of Q4 could be represented by the patched
areas in Fig. 6. Therein, the lighter patched area denotes Qip
in the case of ϕ = 6◦ and the darker is Qip in the case of
ϕ = 10◦. It can be seen that the value of Qip decreases as ϕ
is increased from 3◦ to 10◦. For the convenience of analysis,
t = 0.6 µs is deemed the time origin and t = 0.2 µs the
transient ending. Therefore, the transient charge Q conveyed
by ip during change of VDS can be calculated by using a
numerical integration technique. Corresponding to different ϕ,
the trajectories of Q are shown by different marked lines in
Fig. 7. Note that Q is equal to the total charge Qip when VDS
reaches 200 V. As a comparison, the transient charge stored
in the equivalent output capacitance Ceq is also shown in Fig.
7, denoted by the solid line with a final value of Qeq (cf. Fig.
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5(b)).
In the case of ϕ = 10◦, the available charge Qip = 0.4 µC
in the current is lower than the stored charge Qeq = 0.58 µC
in the equivalent capacitance, indicating an insufficient dis-
charge of Ceq . Hence, VDS,Q4 sharply drops from 115 V to
0 V in less than 0.1 µs (cf. Fig. 4) and severe oscillations
are induced in the leakage inductance current. This non-ZVS
case should be avoided since it might increase the switching
losses and even potentially break the power device [6] due to
high dv/dt. In cases of ϕ = 3◦...7◦, the charge Qip is larger
than Qeq , e.g. Qip = 0.67 µC with ϕ = 6◦. Therefore, the
equivalent capacitance Ceq can be totally discharged before Q4
is turned on. In terms of the middle cases where ϕ = 8◦, 9◦,
the transferred charge Qip (equals 0.48 µC with ϕ = 9◦)
by the current is a bit lower than Qeq , also implying an
insufficient discharge of Ceq . One difference from the 10◦
case is that the drain-source voltage of Q4 has reduced to
a sufficient low level at turning on, e.g. 45 V for ϕ = 9◦
and even lower for ϕ = 8◦ (cf. Fig. 4). Thus no obvious
oscillations are stimulated and they are named as quasi-ZVS in
Fig. 7. Due to that the switching losses are increased in quasi-
ZVS cases (i.e. ϕ = 8◦, 9◦) and the power devices could be
impaired in non-ZVS cases (i.e. ϕ = 10◦), the ZVS is regarded
failed in the quasi-ZVS and non-ZVS cases.
IV. ZVS RANGE COMPARISON WITH EXPERIMENTAL
VALIDATION
There are mainly three approaches to derive the ZVS range
in literature, named as App1, App2 and App3 in the following,
and the proposed ZVS range calculation method is represented
by Pro..
App1: The most often used method [7] to calculate the ZVS
conditions is by
I3 =
nV2
4πLfsw
[
(k − 1)αp − 2ϕ
]
≥ 0 → αp ≥
2
k − 1
ϕ (6)
where k = V1/(nV2) is the input/output dc voltage ratio and
fsw is the switching frequency.
App2: Another conventional method [9], [17] to calculate
the ZVS conditions is focusing on the energy exchange,
leading to
αp ≥
2
k − 1
ϕ+
4πLfsw
(k − 1)nV2
√
| 4nCV1V2 − 2CV 21 |
L
(7)
where C = 1/V1
∫ V1
0
CossdVDS . In this energy-based method,
other than the missing consideration of the non-linearity of
the output capacitance, the calculation is complex and it is
difficult to achieve the same accuracy as the proposed method.
This is because more converter components are involved in the
derivation [17], and the calculation will become even more
complex if the non-linear Coss is considered.
App3: A third method in [10] is comparing the stored
charges Qcoss in Coss,Q4 (i.e. Qcoss =
∫ V1
0
CossdVDS) with
the two defined charges QA and QB as shown in Fig. 8(a),
resulting in{
QA = −
∫ txy
tx
ipdt ≥ Qcoss
QB = −
∫ ty
txy
ipdt ≥ Qcoss
=⇒
αp ≥ max.

2
k − 1
ϕ+
4πfsw
k − 1
√
LQeq
nV2
,
2
k − 1
ϕ+
4πfsw
k − 1
√
(k − 1)LQeq
nV2

(8)
Although the non-linearity of the output capacitance is
included in this method, the integration limits are not properly
considered. As comparison, the integration limits of App3 and
the proposed method are depicted in Fig. 8(b), represented by
tx, ty and t1, t2, respectively. It can be seen from Fig. 8(b) that
the discharging procedure of the output capacitance of Q4 is
completed within [t1, t2], which means that this procedure has
not began at t = tx and has finished at t = ty . Therefore, the
involved ranges of [tx, t1] and [t2, ty] in the calculation (cf.
(8)) of the conveyed charges of ip in App3 is not appropriate.
As a result, although the calculated QA and QB{
QA = 0.36 µC > Qcoss = 0.29 µC
QB = 0.44 µC > Qcoss = 0.29 µC
(9)
satisfy the ZVS conditions (8) in App3, the soft switching
actually fails in the operating case of ϕ = 10◦ as in shown
Fig. 8(a) .
Pro.: Based on the ZVS analysis in Section III, the proposed
method of deriving ZVS condition is to compare the stored
charges in the equivalent capacitance Ceq with the conveyed
charges in current ip during transients, i.e.
Qip = −
∫ Tdead
0
ipdt ≥ Qeq =
∫ V1
0
CeqdVDS (10)
The time 0 → Tdead in (10) (cf. Fig. 8(b)) can be mapped
to 0.6 µs→ 0.2 µs in Fig. 6. For comparing with App3, the
calculated Qip and Qeq are
Qip = 0.4 µC < Qeq = 0.58 µC (11)
and it does not satisfy the ZVS condition (10) of the proposed
method, which is consistent with the failed ZVS case in Fig.
8(b).
As discussed in Section III (cf. Fig. 7), the boundary ZVS
case is at ϕ = 7◦. Seen from the practical ip waveform in the
case of ϕ = 7◦ in Fig. 6, an approximate method to estimate
Qip is by dividing the transient procedure into two intervals
ip =

−I3, t ∈
[
0,
Tdead
2
)
−I3 +
nV2
L
(
t− Tdead
2
)
, t ∈
[Tdead
2
, Tdead
] (12)
where 0→ Tdead/2 corresponds to 0.6 µs→ 0.4 µs in Fig. 6
and Tdead/2→ Tdead is 0.4 µs→ 0.2 µs. In other words, the
value of ip is approximated as constant −I3 in the first half of
the dead time and a linear change in the second half. Hence,
the ZVS limitation can be further derived by combining (10)
and (12), resulting in
αp ≥
2
k − 1
ϕ+
4πLfsw
(k − 1)nV2
[ Qeq
Tdead
+
nV2
8L
Tdead
]
(13)
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on June 26,2020 at 06:32:43 UTC from IEEE Xplore.  Restrictions apply. 
0885-8993 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.3003248, IEEE
Transactions on Power Electronics
IEEE POWER ELECTRONICS LETTER
Fig. 8. (a) In the calculation method of App3, the defined two charges QA
and QB in [10] with the case of ϕ = 10◦, corresponding to the integration
ranges of [tx, txy ] and [txy , ty ], respectively. (b) In the proposed method
Pro., the defined Qip and relevant integration range [t1, t2], which is also
the dead time interval.
Note that the converter might operate in other working sce-
narios (e.g. Q2 turns off before Q8 turns on in Fig. 2(a))
with a different combination of the three control variables,
and in that case, the calculation of the peak value of ip will
be changed accordingly, but the principle of the proposed ZVS
range derivation remains the same.
Using the same parameters as in Fig. 4, the calculated ZVS
ranges (αp − ϕ plane) of Q4 can be obtained with different
approaches, as shown in Fig. 9. For practical validation,
24 experimental cases with different system configurations
Config.1 ∼ Config.3 are also depicted in the figure. The key
parameters of the three configurations can be found in Table
II. In Config.1, the value of ϕ is regulated from 3◦ to 10◦,
which is the same as Fig. 4, and the boundary is at ϕb = 7◦
(cf. Fig. 7). Note that in order to distinguish the measured
experimental ZVS boundary from the calculated results with
different methods, ϕb is introduced in Table II to denote the
practical ZVS boundary. Similarly, by varying ϕ between
6◦ ∼ 13◦ and 9◦ ∼ 16◦, the measured ZVS boundaries are
found at ϕb = 10◦ and ϕb = 12◦ for Config.2 and Config.3,
respectively. As a comparison, the calculated ZVS boundaries
using prior-art approaches App1 ∼ App3 and the proposed
method Pro. are shown in the last four columns of Table II.
It can seen that the calculated boundary ϕ with the proposed
Fig. 9. Calculated ZVS boundaries of Q4 using prior-art approaches App1,
App2, App3 and the proposed method Pro., and experimental cases (denoted
by marked points) with different system parameter configurations (cf. Table
II) and the obtained experimental ZVS boundaries (i.e. Exp. border).
TABLE II
MEASURED AND CALCULATED ZVS BOUNDARIES FOR DIFFERENT SYS-
TEM PARAMETER CONFIGURATIONS
Configs. V1 V2 αp αs ϕb App1 App2 App3 Pro.
Config.1 200 V 35 V 60◦ 110◦ 7◦ 19◦ 13◦ 11◦ 6.4◦
Config.2 200 V 35 V 70◦ 140◦ 10◦ 22.2◦ 16.1◦ 14.2◦ 9.6◦
Config.3 200 V 35 V 80◦ 160◦ 12◦ 25.3◦ 19.3◦ 17.4◦ 12.8◦
Config.4 200 V 45 V 110◦ 160◦ 5◦ 14.8◦ 7.3◦ 6◦ 5◦
Config.5 230 V 25 V 40◦ 150◦ 16◦ 32.6◦ 23.2◦ 17.6◦ 15.4◦
Config.6 170 V 25 V 40◦ 150◦ 5◦ 18.9◦ 16.4◦ 8.6◦ 5.6◦
method is more close to the measured ϕb than the other three
approaches.
In order to further verify the accuracy of proposed method
with different input/output dc voltages, Config.4 ∼ Config.6
are implemented. In Config.4, the practical transient wave-
forms of VDS,Q4 and ip are shown in top inset and middle
inset of Fig. 10. Similar to Fig. 7, the numerical integration
results are shown in the bottom inset of Fig. 10, from which
the measured boundary ϕb = 5◦ can be obtained. Applying
the same procedure to Config.5 and Config.6, the measured
and calculated ZVS boundaries are as listed in Table II. By
comparing the measured boundary ϕb with the calculated
values using different methods, the same conclusion can be
achieved that the proposed method can predict a more accurate
ZVS boundary than the other three methods.
V. CONCLUSIONS
Based on the practical switching transient, an accurate ZVS
range calculation method is presented by considering the non-
linearity nature of output capacitance in a power device. The
method considers both charge and discharge of the power
devices in the same bridge leg. On this basis, the concepts
of equivalent capacitance and equivalent charge are derived to
analyze the ZVS transition and calculate the ZVS range. Com-
pared to prior-art ZVS range calculation approaches where the
non-linear output capacitance is not considered, the proposed
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Fig. 10. Measured transients of VDS,Q4, ip and numerical integration of
measured ip for Config.4 in the top inset, middle inset and bottom inset,
respectively.
method has a higher accuracy. Although more calculations
are needed, this is worthy to use as it is vital in practice to
accurately forecast the ZVS boundary. Multiple experiments
with different system parameters are implemented and the
results are in agreement with the theoretical prediction.
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